<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>Electronics Parts Engineering Office</title>
	<atom:link href="http://parts.jpl.nasa.gov/feed/" rel="self" type="application/rss+xml" />
	<link>http://parts.jpl.nasa.gov</link>
	<description>Section 514</description>
	<lastBuildDate>Tue, 17 Nov 2009 21:15:57 +0000</lastBuildDate>
	<generator>http://wordpress.org/?v=2.8</generator>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
			<item>
		<title>Single Photon Workshop</title>
		<link>http://parts.jpl.nasa.gov/2009/11/16/single-photon-workshop/</link>
		<comments>http://parts.jpl.nasa.gov/2009/11/16/single-photon-workshop/#comments</comments>
		<pubDate>Mon, 16 Nov 2009 16:19:10 +0000</pubDate>
		<dc:creator>dsheldon</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[Group 5144]]></category>
		<category><![CDATA[optical devices]]></category>
		<category><![CDATA[radiation]]></category>
		<category><![CDATA[Sig Events]]></category>

		<guid isPermaLink="false">http://parts.jpl.nasa.gov/?p=721</guid>
		<description><![CDATA[
Rick Harris attended the Single Photon Workshop 2009 in Boulder, CO and presented a paper entitled “Degradation of InP-Based Geiger-Mode Avalanche Photodiodes Due to Proton Irradiation”.  The presentation was very well received as it was the first time radiation studies in these types of devices had been reported.  The paper was co-authored by Bill Farr [...]]]></description>
		<wfw:commentRss>http://parts.jpl.nasa.gov/2009/11/16/single-photon-workshop/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>514 at Nonvolatile Memory Symposium</title>
		<link>http://parts.jpl.nasa.gov/2009/11/05/514-at-nonvolatile-memory-symposium/</link>
		<comments>http://parts.jpl.nasa.gov/2009/11/05/514-at-nonvolatile-memory-symposium/#comments</comments>
		<pubDate>Thu, 05 Nov 2009 22:20:20 +0000</pubDate>
		<dc:creator>dsheldon</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[Parts Technology]]></category>
		<category><![CDATA[Sig Events]]></category>

		<guid isPermaLink="false">http://parts.jpl.nasa.gov/?p=661</guid>
		<description><![CDATA[

Harald Schone attended the Non Volatile Memory Technology Symposium (NVMTS) in Portland Oregon.  Harald also was the session chairman for the Ion Conducting and Flash Memory sessions.  Amy Wilson of Section 5140 was part of the conference organizing staff handling the registration and event coordination activities.  The conference had over 50 papers and posters on [...]]]></description>
		<wfw:commentRss>http://parts.jpl.nasa.gov/2009/11/05/514-at-nonvolatile-memory-symposium/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>514 Staff shares in NASA Space Act Board Award</title>
		<link>http://parts.jpl.nasa.gov/2009/11/03/514-staff-shares-in-nasa-space-act-board-award/</link>
		<comments>http://parts.jpl.nasa.gov/2009/11/03/514-staff-shares-in-nasa-space-act-board-award/#comments</comments>
		<pubDate>Tue, 03 Nov 2009 23:12:29 +0000</pubDate>
		<dc:creator>dsheldon</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[Parts Technology]]></category>
		<category><![CDATA[Sig Events]]></category>
		<category><![CDATA[xilinx-virtex-4]]></category>

		<guid isPermaLink="false">http://parts.jpl.nasa.gov/?p=640</guid>
		<description><![CDATA[

Gary Burke and Doug Sheldon were recognized for their work at the 2009 NASA Space Act Board Awards.  The awards are presented by Dr. Elachi for significant contributions to NASA and JPL missions.  Gary and Doug&#8217;s award was for &#8220;Precise Delay Measurement Circuit for FPGAs&#8221;.  The circuit provides high resolution for time delays in FPGAs [...]]]></description>
		<wfw:commentRss>http://parts.jpl.nasa.gov/2009/11/03/514-staff-shares-in-nasa-space-act-board-award/feed/</wfw:commentRss>
		<slash:comments>1</slash:comments>
		</item>
		<item>
		<title>COTS memories have increased failures</title>
		<link>http://parts.jpl.nasa.gov/2009/10/26/cots-memories-have-increased-failures/</link>
		<comments>http://parts.jpl.nasa.gov/2009/10/26/cots-memories-have-increased-failures/#comments</comments>
		<pubDate>Mon, 26 Oct 2009 18:08:47 +0000</pubDate>
		<dc:creator>dsheldon</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[cmos-technology-issues]]></category>
		<category><![CDATA[Group 5141]]></category>
		<category><![CDATA[non-volatile-memory]]></category>

		<guid isPermaLink="false">http://parts.jpl.nasa.gov/?p=620</guid>
		<description><![CDATA[Recent analysis by Google has shown DRAM errors to be orders of magnitude higher than reported by manufacturers.   Based on analysis of server usage and failure rates, it was determined that ~8% of all DIMM are affected by errors each year.  The reason for the memory failures is that OEMs, test houses and chip [...]]]></description>
		<wfw:commentRss>http://parts.jpl.nasa.gov/2009/10/26/cots-memories-have-increased-failures/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Counterfeit ICs for US Navy?</title>
		<link>http://parts.jpl.nasa.gov/2009/10/13/counterfeit-ics-for-navy/</link>
		<comments>http://parts.jpl.nasa.gov/2009/10/13/counterfeit-ics-for-navy/#comments</comments>
		<pubDate>Tue, 13 Oct 2009 19:48:59 +0000</pubDate>
		<dc:creator>dsheldon</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[Group 5141]]></category>

		<guid isPermaLink="false">http://parts.jpl.nasa.gov/?p=603</guid>
		<description><![CDATA[Counterfeit ICs continue to be a concern.  A recent court case has begun involving allegedly intentionally mis-labeled ICs that may have been purchased by the US Navy.  Kathy Whittington is 514&#8217;s main counterfeit contact.  Please check with her for the lastest details on how JPL is addressing counterfeit ICs.
]]></description>
		<wfw:commentRss>http://parts.jpl.nasa.gov/2009/10/13/counterfeit-ics-for-navy/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>FPGAs &amp; MRAMs together</title>
		<link>http://parts.jpl.nasa.gov/2009/10/01/fpgas-mrams-together/</link>
		<comments>http://parts.jpl.nasa.gov/2009/10/01/fpgas-mrams-together/#comments</comments>
		<pubDate>Fri, 02 Oct 2009 05:05:24 +0000</pubDate>
		<dc:creator>dsheldon</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[mram-memory]]></category>
		<category><![CDATA[non-volatile-memory]]></category>
		<category><![CDATA[Parts Technology]]></category>

		<guid isPermaLink="false">http://parts.jpl.nasa.gov/?p=597</guid>
		<description><![CDATA[Researchers at the LIRMM in France have developed an FPGA cell based on MRAM technologies.  Space FPGAs use FPGAs based on either SRAM cells or antifuse cells.  The use of MRAM technology mixed into an FPGA architecture has the potential to reduce power savings in standby mode and reduce configuration time.
The idea to [...]]]></description>
		<wfw:commentRss>http://parts.jpl.nasa.gov/2009/10/01/fpgas-mrams-together/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Jose Pantaleon is new GIDEP Coordinator</title>
		<link>http://parts.jpl.nasa.gov/2009/09/24/jose-pantaleon-is-new-gidep-coordinator/</link>
		<comments>http://parts.jpl.nasa.gov/2009/09/24/jose-pantaleon-is-new-gidep-coordinator/#comments</comments>
		<pubDate>Thu, 24 Sep 2009 20:25:14 +0000</pubDate>
		<dc:creator>dsheldon</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[Group 5142]]></category>
		<category><![CDATA[Sig Events]]></category>

		<guid isPermaLink="false">http://parts.jpl.nasa.gov/?p=567</guid>
		<description><![CDATA[Jose Pantaleon has taken on the role of GIDEP Coordinator.  GIDEP stands for (Government-Industry Data Exchange Program)and  is a cooperative activity between government and industry participants seeking to reduce or eliminate expenditures of resources by sharing technical information essential during research, design, development, production and operational phases of the life cycle of systems, facilities and [...]]]></description>
		<wfw:commentRss>http://parts.jpl.nasa.gov/2009/09/24/jose-pantaleon-is-new-gidep-coordinator/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Doug Sheldon presented 2 papers at the 2009 MAPLD (Military and Aerospace Programmable Logic Devices)</title>
		<link>http://parts.jpl.nasa.gov/2009/09/17/doug-sheldon-presented-2-papers-at-the-2009-mapld-military-and-aerospace-programmable-logic-devices/</link>
		<comments>http://parts.jpl.nasa.gov/2009/09/17/doug-sheldon-presented-2-papers-at-the-2009-mapld-military-and-aerospace-programmable-logic-devices/#comments</comments>
		<pubDate>Thu, 17 Sep 2009 18:48:04 +0000</pubDate>
		<dc:creator>dsheldon</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[Papers & Presentations]]></category>
		<category><![CDATA[Sig Events]]></category>

		<guid isPermaLink="false">http://parts.jpl.nasa.gov/?p=476</guid>
		<description><![CDATA[Doug Sheldon presented 2 papers at the 2009 MAPLD (Military and Aerospace Programmable Logic Devices) meeting at Goddard Space Flight Center.  The first paper was titled &#8220;FPGAs, Scaling and Reliability&#8221;.   This was a discussion of the CMOS process technology used to scale modern FPGAs down to 45nm.  The talk also highlighted [...]]]></description>
		<wfw:commentRss>http://parts.jpl.nasa.gov/2009/09/17/doug-sheldon-presented-2-papers-at-the-2009-mapld-military-and-aerospace-programmable-logic-devices/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>DO-254 to JPL?</title>
		<link>http://parts.jpl.nasa.gov/2009/09/15/do-254-to-jpl/</link>
		<comments>http://parts.jpl.nasa.gov/2009/09/15/do-254-to-jpl/#comments</comments>
		<pubDate>Wed, 16 Sep 2009 00:22:43 +0000</pubDate>
		<dc:creator>dsheldon</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[xilinx-virtex-4]]></category>

		<guid isPermaLink="false">http://parts.jpl.nasa.gov/?p=469</guid>
		<description><![CDATA[DO-254 is a standard for  “Design Assurance Guidance for Airborne Electronic Hardware”
The DO-254 standard is a means of compliance for the design of complex electronic hardware in airborne systems. Complex electronic hardware includes devices like Field Programmable Gate Arrays (FPGAs), Programmable Logic Devices (PLDs), and Application Specific Integrated Circuits (ASICs). The DO-254 standard is [...]]]></description>
		<wfw:commentRss>http://parts.jpl.nasa.gov/2009/09/15/do-254-to-jpl/feed/</wfw:commentRss>
		<slash:comments>1</slash:comments>
		</item>
		<item>
		<title>Q1 2009 Foundry Rankings</title>
		<link>http://parts.jpl.nasa.gov/2009/09/14/q1-2009-foundry-rankings/</link>
		<comments>http://parts.jpl.nasa.gov/2009/09/14/q1-2009-foundry-rankings/#comments</comments>
		<pubDate>Mon, 14 Sep 2009 19:43:50 +0000</pubDate>
		<dc:creator>dsheldon</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[cmos-technology-issues]]></category>
		<category><![CDATA[Parts Technology]]></category>

		<guid isPermaLink="false">http://parts.jpl.nasa.gov/home/?p=444</guid>
		<description><![CDATA[Here is the Q1 2009 ranking for foundries.  Note that TSMC is almost 4X larger in revenue than the next company, UMC at #2.

]]></description>
		<wfw:commentRss>http://parts.jpl.nasa.gov/2009/09/14/q1-2009-foundry-rankings/feed/</wfw:commentRss>
		<slash:comments>1</slash:comments>
		</item>
	</channel>
</rss>
